久久综合色88_欧美激情国产日韩精品一区18_午夜精品一区二区三区在线观看 _自拍日韩亚洲一区在线

培訓(xùn)方式以講課和實(shí)驗(yàn)穿插進(jìn)行

Course Objectives
1)　　 Acquire basic skill to analyze and optimize for power using Synopsys Power Complier

2)　　 Use prime Power to perform full—chip, accurate dynamic power analysis?

Course target
Design engineers who perform gate level power analysis?

Prerequisite?
You should have experience in the following areas:?

Understanding of digital IC design

Working knowledge of Design Complier

Knowledge of Verilog or VHDL Simulation

Experience with UNIX and text editor

Writing scripts using Tcl

Reading and lingking a gate—level netlist in PT or DC

Simulation of designs in Verilog or VHDL